

Compal Confidential

ELMV2

DIS M/B Schematics Document

Intel Kabylake RU Processor with DDR4


AMD R17M

2017-11-06

LA-F486P

REV : 0 . 1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	Deciphered Date		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number		Rev	
			LA-F486P		0.3	
Date: Tuesday, December 19, 2017			Sheet 1 of 66			



Voltage Rails

power plane	+RTCBATT	+B +5VL +3VL	+5VALW +3VALW +1.8VALW +1VALW	+1.0V_VCCST +2.5V +1.2V	+5VS +3VS +3VGS +1.8VGS +1.0VS_VCCIO +PCIE_VGS +VGA_CORE +1.35VS_VRAM +0.6VS +VCCCORE +VCCGT +VCCSA
State					
S0	O	O	O	O	O
S3	O	O	O	O	X
S5 and S4/AC	O	O	O	X	X
S5 and S4/Battery only	O	O	X	X	X
S5 and S4/AC&Battery don't exist(Only RTC)	O	X	X	X	X

EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

PCH SM Bus address

Device	Address
DDR_JDIMM1	1010 000x A0h
RTD2166	1100 100 A0h

SMBUS Control Table

	SOURCE	GPU	BATT	NECP388	SODIMM	SOC
SMB_EC_CK1	EC KB9022	X	V	X	X	X
SMB_EC_DA1	+3VALW		+3VALW			
SMB_EC_CK2	EC KB9022	V	X	X	X	V
SMB_EC_DA2	+3VS	+3VGS				+3VALW
PCH_SMBCLK	PCH	X	X	X	V	X
PCH_SMBDATA	+3VALW				+3VS	
PCH_SML0CLK	PCH	X	X	X	X	X
PCH_SML0DATA	+3VALW					
SML1CLK	PCH	V	X	V	X	X
SML1DATA	+3VALW	+3VGS		+3VS		

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V(RAM)	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5(Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB 2.0 Port Table

Port	3 External USB Port
1	USB 3.0 Port
2	USB 3.0 Port
3	TYPE-C USB 3.0 Port
4	
5	Camera
6	M.2 BT
7	Card Reader
8	
9	
10	

USB 3.0 Port Table

Port	USB 3.0 Port
1	USB 3.0 Port
2	USB 3.0 Port
3	TYPE-C USB 3.0 Port
4	
5	
6	

SATA Port Table

Port	
0	HDD
1	
2	M.2 SATA SSD


PCIe Port Table

Port	Lane	
1	1	GPU
2	2	
3	3	
4		
5		LAN
6		M.2 WLAN-BT
9		
10		
11		M.2 PCIe*4 SSD
12		

CPU

2+2

2+3



Item	BOM Structure
SKL only	SKL@
For 2+2	U22@
For 4+2	U42@
For DIS	DIS@
For UMA	UMA@
EMI pop	EMI@
EMI Un-pop	@EMI@
ESD pop	ESD@
ESD Un-pop	@ESD@
RF pop	RF@
RF unpop	@RF@
For SPI 8M	8M@
NONAOU	NONAOU@
NO 2nd Battery	NOBATT2@
Camera	CMOS@
TPM	TPM@
TCM	TCM@
NO TPM/TCM	NOTPM@
TYPEC 5448	TYPEC@
NONTYPEC	NONTYPEC@
APS	APS@
NOAPS	NOAPS@
CRT@	CRT@
SPEAKER STEREO	STE@
SPEAKER MONO	MONO@
Onboard RAM HYNIX	X76DDR@
Onboard RAM MICRON	X76DDR@
Onboard RAM SAMSUNG	X76DDR@
VRAM HYNIX	X76H2G@
VRAM MICRON	X76M4G@
VRAM SAMSUNG	X76S2G@
Connector	ME@

X4E	TYPEC_5448	CRT
X4EACE38L01	Y	Y
X4EACE38L02	N	Y

1215 update


Security Classification	Compal Secret Data	Title	
Issued Date	Deciphered Date	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		LA-F486P	Rev 0.3
		Date: Tuesday, December 19, 2017	Sheet 3 of 66

G3→S0

S0→S3/DS3


S3/DS3→S0

S0→S5



M1-30 VRAM STRAP

X76@		X76@				X76@	
Vendor	UV3, UV4, UV5, UV6	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV22	R_pd RV27
X76S2G@ X7675138L06	SAMSUNG 4096Mbits 2GBytes SA000092D30 256M32 R4G80325FB-HC28	0	0	0	0	NC	4.75K
X76H2G@ X7675138L04	HYNIX 4096Mbits 2GBytes SA00009U130 256M32 H5GC8H24MJR-R0C	1	0	0	1	8.45K	2K
X76M2G@ X7675138L05	MICRON 4096Mbits 2GBytes SA00009TV20 256M32 MT51J256M32HF-70:A	2	0	1	0	4.53K	2K
		4	1	0	0	4.53K	4.99K
		5	1	0	1	3.24K	5.62K
		6	1	1	0	3.4K	10K



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

Power-Up/Down Sequence

"M1" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20ms

of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.

The maximum slew rate on all rails is 50 mV/μs.

It is recommended that the 3.3-V rail ramp up first.


It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.

The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.


The gate circuits must meet the slew rate requirement (such as ≤ 50mV/us)

VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).




For power down, reversing the ramp-up sequence is recommended.



Interleaved Memory




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Docu	SKL-U(2/12)DDR4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY VIOLATION OF THIS NOTICE IS SUBJECT TO LEGAL ACTION.				Rev	0.3
Customer		Document Number		LA-F486P	
Date	Tuesday, December 19, 2017	Sheet	7	of	95





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	SKL-U(3/12)SPI,SMB,LPC,ESPI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.3
				Document Number	LA-F486P
				Date	Tuesday, December 19, 2017
				Sheet	8 of 66






< HD AUDIO >




< To Enable ME Override >



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				SKL-U(4/12)HDA,EMMC,SDIO,CSI2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				LA-F486P	0.3
		Date:		Tuesday, December 19, 2017	Sheet 9 of 66



From EC (Open-Drain)





DGPU [21] CLK_PCIE_GPU# [21] CLK_PCIE_GPU# [22] GRUCLK_REQ# [36] CLK_PCIE_LAN# [36] CLK_PCIE_LAN# [36] LANCLK_REQ# [31] CLK_PCIE_WLAN# [31] CLK_PCIE_WLAN# [31] WLANCLK_REQ# [32] CLK_PCIE_M2# [32] CLK_PCIE_M2# [32] M2CLK_REQ#

LAN [36] CLK_PCIE_LAN# [36] CLK_PCIE_LAN# [36] LANCLK_REQ# [31] CLK_PCIE_WLAN# [31] CLK_PCIE_WLAN# [31] WLANCLK_REQ#

NGFF WL+BT (KEY E) [32] CLK_PCIE_M2# [32] CLK_PCIE_M2# [32] M2CLK_REQ#

M.2 PCIE SSD [32] CLK_PCIE_M2# [32] CLK_PCIE_M2# [32] M2CLK_REQ#



[45] EC_RSMRST# [45] EC_RSMRST# [45] EC_RSMRST# [45] EC_RSMRST#

[45] SYS_PWROK [45] SYS_PWROK [45] SYS_PWROK [45] SYS_PWROK

[45] PCH_PWROK [45] PCH_PWROK [45] PCH_PWROK [45] PCH_PWROK

[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#

[45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE#

[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#

[45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE#

[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#

[45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE#

[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#

[45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE#



[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#

[45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE#



[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#

[45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE# [45] LAN_WAKE#

[45] WAKE# [45] WAKE# [45] WAKE# [45] WAKE#










Follow 546765_2014WW48_Skylake_MOW_Rev_1.0
Stuff 2.7k ohm(RC35) PU for Skylake-U
Stuff 60.4 ohm(RC110) PD for Cannonlake-U



Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	Deciphered Date	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Custom	LA-F486P
Date: Tuesday, December 19, 2017		Sheet	10 of 66


The diagrams illustrate the connection of three resistors (RC105, RC55, RC54) to the +3VS supply and ground. Each circuit includes a 10K 0402_5% resistor and a 7X76 component. The first diagram is labeled 'Reserve' and shows a connection to OBRAM_ID2. The second diagram shows a connection to OBRAM_ID1. The third diagram shows a connection to OBRAM_ID0.





1103 add back

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title	SKL-U(6/12)GPIO,I2C,GSPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev.
				Custom	LA-F486P	0.
				Date:	Tuesday, December 19, 2017	Sheet 11 of 66




```
I (Max) : 0.16 A(+1.0V_VCCST)
RON(Max) : 25 mohm
V drop : 0.004 V
```





+1.0VALW TO +1.0VS_VCCIO






1102 Remove




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date		Deciphered Date		Title	SKL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENTS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-F486P	0.3
				Date:	Tuesday, December 19, 2017	Sheet 13 of 66






HD Audio : 3.3V or 1.5V
I2S : 1.8V or 3.3V





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	SKL-U(9/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F486P
				Date:	Tuesday, December 19, 2017
				Sheet	14 of 66
				Rev	0.3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				SKL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Document Number		0.3	
		LA-F486P			
Date:		Tuesday, December 19, 2017		Sheet 15 of 66	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
				SKL-U(11/12)GND	
				Size	Rev
				Custom	0.3
				LA-F486P	
				Date:	Tuesday, December 19, 2017
				Sheet	16 of 66




0606 add

[7] DDR_A_BG1 → DDR_A_BG1 → DDR_A_BG1 → DDR_A_BG1 [20]

TABLE


	SDP	DDP
RD29	ASM	NA
RD30	ASM	NA
RD31	ASM	NA
RD32	ASM	NA
RD33	NA	ASM
RD34	NA	ASM
RD35	0.5%	243.1%
RD36	0.5%	243.1%
RD37	0.5%	243.1%
RD38	0.5%	243.1%

LOGIC








Data mapping

U2	DQ	U3	DQ	U4	DQ	U5	DQ
DQ0	D3	DQ0	D19	DQ0	D35	DQ0	D51
DQ1	D1	DQ1	D17	DQ1	D33	DQ1	D49
DQ2	D2	DQ2	D18	DQ2	D34	DQ2	D50
DQ3	D0	DQ3	D16	DQ3	D32	DQ3	D48
DQ4	D7	DQ4	D23	DQ4	D39	DQ4	D55
DQ5	D5	DQ5	D21	DQ5	D37	DQ5	D53
DQ6	D6	DQ6	D22	DQ6	D38	DQ6	D54
DQ7	D4	DQ7	D20	DQ7	D36	DQ7	D52
DQ0	D10	DQ0	D26	DQ0	D42	DQ0	D58
DQ1	D8	DQ1	D24	DQ1	D40	DQ1	D56
DQ2	D11	DQ2	D27	DQ2	D43	DQ2	D59
DQ3	D9	DQ3	D25	DQ3	D41	DQ3	D57
DQ4	D14	DQ4	D30	DQ4	D46	DQ4	D62
DQ5	D13	DQ5	D29	DQ5	D45	DQ5	D61
DQ6	D15	DQ6	D31	DQ6	D47	DQ6	D63
DQ7	D12	DQ7	D28	DQ7	D44	DQ7	D60




Layout Note: Place near JDIMM1

Note: Check voltage tolerance of VREF_DQ at the DIMM socket



Reverse Type
2-3A to 1 DIMMs/channel




JDIMM Connector Pin
SP07001GK00


Security Classification		Compal Secret Data		Title	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	DDR4 DIMM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR USE OF THIS SHEET MAY BE SUBJECT TO LEGAL ACTION.				Rev	0.3
LA-F486P				Sheet	19 of 66

[7.18] DDR_A_MA0..16]


+1.2V




+1.2V



+2.5V




+2.5V





www.teknisi-indonesia.com

+0.6VS




+0.6VS










No Use GPU Display Port output



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M30/M70_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-F486P	
				Date: Tuesday, December 19, 2017	Sheet 21 of 66




Resistor Divider Lookup Table
0402 1% resistors are required

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111


Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11




Strap Name :

PS_0[1]	ROM_CONFIG[0]
PS_0[2]	ROM_CONFIG[1]
PS_0[3]	ROM_CONFIG[2]
PS_0[4]	N/A
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]




Strap Name :

PS_1[1]	STRAP_BIF_GEN3_EN_A
PS_1[2]	TRAP_BIF_CLK_PM_EN
PS_1[3]	N/A
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5]	STRAP_TX_DEEMPH_EN



Strap Name :

PS_2[1]	N/A
PS_2[2]	N/A
PS_2[3]	STRAP_BIOS_ROM_EN
PS_2[4]	STRAP_BIF_VGA_DIS
PS_2[5]	N/A




Strap Name :

PS_3[1]	BOARD_CONFIG[0] (Memory ID)
PS_3[2]	BOARD_CONFIG[1] (Memory ID)
PS_3[3]	BOARD_CONFIG[2] (Memory ID)
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]

VRAM Type
Need reference
X76 Schematic

MLPS Memory ID setting:


BOARD_CONFIG[2:0]	Memory Type	Configuration	Row x Col x Bank bits	Channel Size	Vendor PIN	SMT quantity
0	000	Samsung-GDDR5	64M x 32 4PCS	1GB	K4G80325FB-HC28	4 pcs
1	001	Samsung-GDDR5	256M*32 2PCS, 1 Rank	1GB	H5GC8H24MUR-R0C	2 pcs
2	010	Hynix-GDDR5	256M*32 2PCS, 1 Rank	1GB	MT51J256M32HP-70-A	2 pcs
3	011	Micron-GDDR5	256M*32 2PCS, 1 Rank	1GB	MT51J256M32HP-70-A	2 pcs
4	100					
5	101					
6	110					
7	111					




Boot-VID Code

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




+1.8VALW TO +1.8VGS
+1.0VALW TO +PCIE_VGS
Load switch



+3VALW to +3VGS




No Use GPU Display Port output





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M30/M70_PWR	
Size	Custom	Document Number	LA-F486P	Rev	
Date:	Tuesday, December 19, 2017	Sheet	23	of 66	

Memory Partition A



TPM 2.0

Layout Routing





TPM/TCM Colay




Nati or zIn f i neon			Nati or zIn f i neon		
TCM		TPM	TCM		TPM
Pin1	NC	VDD	Pin17	NC	NC
Pin2	NC	GPIO	Pin18	LRESET#	LRESET#
Pin3	NC	NC	Pin19	LAD3	LAD3
Pin4	NC	NC	Pin20	VDD	VDD
Pin5	NC	NC	Pin21	LAD2	LAD2
Pin6	NC	NC	Pin22	LCLK	LCLK
Pin7	NC	NC	Pin23	LFRAME#	LFRAME#
Pin8	NC	NC	Pin24	LAD1	LAD1
Pin9	VDD	VDD	Pin25	VDD	VDD
Pin10	NC	VDD	Pin26	GND	GND
Pin11	GND	NC	Pin27	LAD0	LAD0
Pin12	NC	NC	Pin28	NC	SERIRQ
Pin13	NC	NC	Pin29	NC	NC
Pin14	NC	NC	Pin30	NC	NC
Pin15	NC	GND	Pin31	NC	PP
Pin16	GND	GND	Pin32	GND	GND

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2017/08/02	
2017/08/02		2018/08/02		2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		LA-F486P		Rev	
		Date: Tuesday, December 19, 2017		Sheet 27 of 66	
				0.3	

Camera



LCD Power Circuit




Security Classification		Compal Secret Data		Title	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-F486P
Date: Tuesday, December 19, 2017				Sheet	28 of 66


Compal Electronics, Inc.

eDP/CAMERA

Rev 0.3



www.teknisi-indonesia.com



6.2. NGFF Module Pin outs

The following section incorporates a series of NGFF module side pin outs covering the different Slots. Because some signals have directionality associated with them, their names and locations may be different between the Platform side and the Module side.

Please note the main differences between Platform side pin outs and Module side pin outs as seen in the diagram below:






Figure 6-1: UART & PCM Signal Direction & Signal Name Changes

M.2 mSATA Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	M.2 SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-F486P		Rev	0.3
Date:	Tuesday, December 19, 2017	Sheet	32 of 68		


NOVO BTN



LID




ClickPad




Click Pad Pin define(Module)

Pin1	VDD_3.3V
Pin2	SCL
Pin3	SDA
Pin4	GND
Pin5	INT
Pin6	LID CLOSE




KB




JKB Connector PN SP01002F900

FAN Conn




JFAN Connector PN SP02000CW00

Power BTN




Power BTN SN100004Y00


LED



Charge LED




Shielding Clip




Security Classification	Compal Secret Data		
Issued Date	2017/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THE SHEET FROM THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc. KBD/PWR/CR/LED/TP Conn.	
Size	Document Number	Rev	0.3
Cuitem	LA-F486P		
Date:	Tuesday, December 19, 2017	Sheet	33 of 66



USB 3.0 (Left)



USB 2.0 (Right)







Title		<Title>	
Size	Document Number	Rev	
	CustomLA-F486P	<R	
Date:	Tuesday, December 19, 2017	Sheet	34 of 65




1.0V Source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
RTL8111H	LDO	X	X	O	O






Please refer to the table above when using different 1.0V supply source.




RJ-45 CONN.



LAN Connector PN DC23400DP00



Card Reader




1102 Remove

www.teknisi-indonesia.com

BLANK


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custpm	LA-F486P	0.3
				Date	Tuesday, December 19, 2017	Sheet 38 of 66



DDPB_AUXP
DDPB_AUXN

Use a 75-200 nF AC coupling capacitor between the PCH and the connector.
Intel recommends having a pull-up resistor of 100 KΩ on AUXN and 100 KΩ Pull-down on AUXP between the AC capacitor and the connector, to assist source detection by the sink device.

1120 AUX Pull up/down reserve modify after cap




1102 Change
sheet name

1102 Change
Test Point

1102 Change
sheet name


1219 Change




R143+R144 : Flash Mode

R143+R444 : ROM Mode

Default





LDO_EN:
0: External 1.2V input
1: Internal 1.2V input



EMI

1215 define structure



CRT Connector PN
DC061707211

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	DP to VGA - RTD2168
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F486P
				Date	Tuesday, December 19, 2017
				Sheet	39 of 66

1102 Remove

BLANK

www.teknisi-indonesia.com






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	
				Document Number	
				Rev	
				03	
Date:				Tuesday, December 19, 2017	
Sheet				40 of 63	

1102 Remove


BLANK

www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BLANK	
Size	Document Number			Rev	
C	LA-F486P			0.3	
Date: Tuesday, December 19, 2017		Sheet 41 of 66			




ESD for USB20 Lines and Control lines




1214 change power source form ESD request that lenovo said ; if use typec ADAP have burn up concern

1215 define structure

1215 define structure



For RF team request




www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2017/08/02		2018/08/02		DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
		C		LA-F486P	0.3
		Date:		Tuesday, December 19, 2017	Sheet 44 of 66



APS G-Sensor

Kionix KX023-1025




SDO/ADDR	Address R/W
VDD	3Fh/3Eh
VSS	3Dh/3Ch



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/08/02	Deciphered Date	2018/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-F486P	0.3
				Date:	Tuesday, December 19, 2017	Sheet 46 of 66




Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2017/08/02	Dispersed Date	2018/08/02	Title	
				Power Rail	
				LA-F486P	
				Date	
				Tuesday, December 19, 2017	
				Sheet	
				47 of 66	




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/11/15		Deciphered Date		2018/12/31		Title	
										PWR-DCIN / Vin Detector	
										Rev	
										0.1	
										Date	
										Tuesday, December 19, 2017	
										Sheet	
										48 of 59	





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/11/15	Deciphered Date	2018/12/31	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number VE
				Date:	Tuesday, December 19, 2017
				Sheet	49 of 59
				Rev	0.1



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/11/15	Deciphered Date	2018/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- +3VALW/+5VALW	
Size		Document Number		VE	
Date:		Tuesday, December 19, 2017		Sheet 51 of 59	
Rev		0.1			



$I_{ccMAX@SA} = 6A$
 $R_{iccMAX@SA} = 19.1K \rightarrow PR861$
 $R_{iccMAX@SA} = I_{ccMAX} * 2V / 10uA / 6A$
 $I_{OUTSP@SA} = 6A$
 $R_{IOUTSP@SA} = 57.6K \rightarrow PR814$
 $R_{IOUTSP} = 2V / (gm * (R_{th} + R_{CSPSP}) * I_{ccMAX} * DCR / (R_{PHSP} + R_{th} + R_{CSPSP}))$
 $OCP@SA = 10A$
 $R_{LIMSP@SA} = 19.1K \rightarrow PR805$
 $R_{LIMSP} = 1.3V / (gm * (R_{th} + R_{CSPSP}) * I_{outLIMIT} * DCR / (R_{PHSP} + R_{th} + R_{CSPSP}))$
 $Load\ line@SA = 10.3m$
 $R_{DRPSP@SA} = 1.8K \rightarrow PR804$
 $R_{DRPSP} = Load\ line * (R_{PHSP} + R_{th} + R_{CSPSP}) / (gm * DCR) / (R_{th} + R_{CSPSP})$

RPH@VCORE:
U22 = 113K PR828, PR864 (De-pop)
U42 = 113K PR828, PR864



For U22:
PR865 = De-pop
For U42:
PR865, PR839 = Pop
For U22:
PR842 = 2K, PR866 = De-pop
For U42:
PR842, PR866 = 2.15K

U22 $OCP@VCORE = 40A$
 $R_{LIM@VCORE} = 9.76K \rightarrow PR834$
U42 $OCP@VCORE = 70A$
 $R_{LIM@VCORE} = 16.9K \rightarrow PR834$
 $R_{LIM} = I_{outLIMIT} * Load\ line / 10$
U22 $I_{ccMAX@VCORE} = 32A$
 $R_{iccMAX2ph} = 51.1K \rightarrow PR859$
U42 $I_{ccMAX@VCORE} = 64A$
 $R_{iccMAX2ph} = 100K \rightarrow PR859$
 $R_{iccMAX2ph} = (I_{ccMAX2ph} + 32) * 200K\ Ohm / 127$
U22 $I_{out@VCORE} = 32A$
 $R_{IOUT@VCORE} = 26.1K \rightarrow PR822$
U42 $I_{out@VCORE} = 64A$
 $R_{IOUT@VCORE} = 23.2K \rightarrow PR822$
 $R_{IOUT} = 2 * R_{LIM} / (10 * I_{OUTICMAX} * Load\ line)$
U22 $Load\ line@VCORE = 2.4m$
 $R_{PH@VCORE} = 113K \rightarrow PR828$
U42 $Load\ line@VCORE = 2.4m$
 $R_{PH@VCORE} = 113K \rightarrow PR828, PR864$
 $Load\ line = (R_{CS2} + (R_{CS1} * R_{th} / (R_{CS1} + R_{th}))) * I_{OUTTOTAL} * DCR / R_{PH}$


RiccMAX2ph:
For U22:
PR859 = 51.1K
For U42:
PR859 = 100K
PR207U42@
100K_0.402_1%

RiccMAX1a:
For U22:
PR860 = 97.6K
For U42:
PR860 = 88.7K
PR207U42@
88.7K_0.402_1%



U22/U42 $Load\ line@GT = 3.1m$
 $R_{DRPSP@VCORE} = 3.16K \rightarrow PR851$
 $R_{DRPSP} = Load\ line * (R_{PHSP} + R_{th} + R_{CSPSP}) / (gm * DCR) / (R_{th} + R_{CSPSP})$
U22 $I_{ccMAX@GT} = 31A$
 $R_{iccMAX@GT} = 97.6K \rightarrow PR860$
U42 $I_{ccMAX@GT} = 28A$
 $R_{iccMAX@GT} = 88.7K \rightarrow PR860$
 $R_{iccMAX@GT} = I_{ccMAX} * 2V / 10uA / 6A$
U22 $I_{OUTSP@GT} = 31A$
 $R_{IOUTSP@GT} = 57.6K \rightarrow PR838$
U42 $I_{OUTSP@GT} = 28A$
 $R_{IOUTSP@GT} = 63.4K \rightarrow PR838$
 $R_{IOUTSP} = 2V / (gm * (R_{th} + R_{CSPSP}) * I_{ccMAX} * DCR / (R_{PHSP} + R_{th} + R_{CSPSP}))$
 $OCP@GT = 39A$
 $R_{LIMSP@VCORE} = 35.7K \rightarrow PR848$
 $R_{LIMSP} = 1.3V / (gm * (R_{th} + R_{CSPSP}) * I_{outLIMIT} * DCR / (R_{PHSP} + R_{th} + R_{CSPSP}))$



VCC_CORE
TDC 42A(2 phase)
Peak Current 64A
OCP current 70A
Load line -2.35mV/A
FSW=450kHz
DCR 0.97mohm +/-5%
H/S Rds(on) : 5~15 mohm
L/S Rds(on) : 3.2~5 mohm







VCCGT (1 phase)
TDC 18A(1H1L)
Peak Current 31A
OCP current 39A
Load line -3.1mV/A (KBL U-22)
FSW=450kHz
DCR 0.97mohm +/-5%
H/S Rds(on) : 5~15 mohm
L/S Rds(on) : 3.2~5 mohm




VCCSA
TDC 4A(1H1L)
Peak Current 6A
OCP current 10A
Load line -10.3mV/A
FSW=450kHz
DCR 6.2 mohm +/-5%
H/S Rds(on) : 10.2~19.2 mohm
L/S Rds(on) : 7.7~14 mohm

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/11/15	Deciphered Date	2018/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CPU Power Stages	
Size	Document Number	Rev		Date	
D	VE	0.1		Tuesday, December 19, 2017	
		Sheet	55	of	59



VCC_CORE output cap(36.4), VCC_GT output cap(36.6), VCC_SA output cap(36.6), VCC_IAGT out cap(36.7)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title	PWR- CPU BACK SIDE MLCC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.					Rev 0.1
Drawn	VE	Date	Tuesday, December 19, 2017	Sheet	58 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title	PWR-1.35V RAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Version	Rev
				Date	0.1
				Tuesday, December 19, 2017	Sheet 58 of 59

Item	Reason for change	PG#	Modify List	Date	Phase
------	-------------------	-----	-------------	------	-------

1

www.teknisi-indonesia.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/11/15	Deciphered Date	2018/12/31	Title
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size C		Document Number	Rev
				LA-E981P	0.1
		Date: Tuesday, December 19, 2017		Sheet	59 of 59